Description
Implement common design building blocks like multiplexers, LFSRs, and FIFOs
Cross between clock domains without triggering metastable conditions or timing errors
Avoid common pitfalls when performing math
Transmit and receive data at lightning speeds using SerDes
Write testbench code to verify your designs are working






Reviews
There are no reviews yet.